Increased computation using parallel FPGA architectures.

DSpace/Manakin Repository

BEARdocs is currently undergoing a scheduled upgrade. We expect the upgrade to be completed no later than Monday, March 2nd, 2015. During this time you will be able to access existing documents, but will not be able to log in or submit new documents.

Show simple item record

dc.contributor.advisor Duren, Russell Walker. Dark, Stephen L.
dc.contributor.other Baylor University. Dept. of Electrical and Computer Engineering. en 2010-12
dc.description.abstract Two ways to improve algorithm performance in hardware are increasing the speed of each operation, or performing multiple operations simultaneously. However, the percent speed-up for the latter depends upon not only system constraints but also design decisions. When using multiple FPGAs as the implementation target, creating an optimal configuration requires the designer to be aware of many potential issues. A neural network inversion case study is presented in order to give future FPGA algorithm designers insight into the possible problems arising from parallel FPGA implementations. Initial work is performed implementing a large Neural Network and finding its inversion via Particle Swarm Optimization on a single FPGA. This algorithm is later broken up and performed in parallel with multiple FPGAs using several strategies on various hardware and software architectures. At the end, a discussion of the potential issues that arose during these implementations is presented along with some generalized guidelines. en
dc.rights Baylor University theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. Contact for inquiries about permission. en
dc.subject FPGA. en
dc.subject Parallel processing. en
dc.subject Hardware architectures. en
dc.subject LabVIEW. en
dc.subject EDK. en
dc.subject Neural network. en
dc.subject Particle swarm. en
dc.title Increased computation using parallel FPGA architectures. en
dc.type Thesis en M.S.E.C.E en
dc.rights.accessrights Worldwide access en
dc.contributor.department Engineering. en

Files in this item

This item appears in the following Collection(s)

Show simple item record

Search BEARdocs

Advanced Search


My Account